NEW Filter our 213 articles by market or company:

• IBM, STM, Hitachi, Leti, Soitec on FD-SOI

• Special supplement: SOI Industry Consortium

• Medical apps: KEK, Hitachi, UCL, Nanosens

• IEEE fellows, Industry Buzz and more

» read the full edition

Follow us on Twitter

ARM Infotech Samsung MIT Lincoln Laboratory NVIDIA STMicroelectronics Freescale Semiconductor Mentor Graphics Semico IMEC

Varian IBM KLA-Tencor Corporation Synopsys Soitec Stanford University GLOBALFOUNDRIES MOSIS Berkeley, University of California Kanazawa Institute of technology

MEMC UMC Ritsumeikan University Universitι Catholique de Louvain Cadence Design Systems CEA-Leti Tyndall National Institute Shin-Etsu Handotai BroadPak Cadence Design Systems

3D integration

Sep. 1, 2010Wireless Interconnects for Inter-tier Communication on 3D ICs
By Ankit More and Baris Taskin
[Department of Electrical and Computer Engineering, Drexel University 3141 Chestnut Street, Philadelphia, Pennsylvania 19104, USA]

May. 31, 2010Fraunhofer IZM-ASSID selects EV Group Temporary Bonding and Debonding Equipment for Devoloping Processes for High-Volume Manufacturing of 3D ICS
EVG Systems Selected for Platform Flexibility, Functionality and Industry-Proven Reliability
[EV Group (EVG)]

Jan. 18, 2010A 4-Side Tileable Back Illuminated 3D-Integrated Mpixel CMOS Image Sensor
[MIT Lincoln Laboratory, Irvine Sensors, Forza Silicon]

Jan. 18, 2010Wafer-Scale 3D Integration of InGaAs Image Sensors with Si Readout Circuits
In this work, we modified our wafer-scale 3D integration technique, originally developed for Si, to hybridize InP-based image sensor arrays with Si readout circuits. InGaAs image arrays based on the InGaAs layer grown on InP substrates were fabricated in the same processing line as silicon-on-insulator (SOI) readout circuits. The finished 150-mm-diameter InP wafer was then directly bonded to the SOI wafer and interconnected to the Si readout circuits by 3D vias. A 1024 x 1024 diode array with 8-μm pixel size is demonstrated. This work shows the wafer-scale 3D integration of a compound semiconductor with Si.
[Lincoln Laboratory, Massachusetts Institute of Technology]