SOI Applications

NEW Filter our 376 articles by market or company:

Updated: May 17, 2013

SOI Fundamentals

Process Technology

SOI Scalability
[by Harry Gries, ASIC Methodology and EDA Technology Consultant]

Hot carrier injection from nanometer-thick silicon-on-insulator films measured by optical second-harmonic generation
[Applied Physics Letters, Vol. 96, Issue 24]

> More articles

Fully Depleted SOI

Design/IP

Analog/HV/RF

High Voltage and High Reliability Silicon-on-Insulator Power IC Technologies and Their Application to 750 V 4.5 A Micro-Inverter IC
[Japanese Journal of Applied Physics 51 (2012)]

Smart power saves power
ST’s newest SOI-based smart power technology delivers big reductions in power consumption in medical equipment, hybrid-electric-vehicle chargers and more. [Advanced Substrate News]

> More articles

Photonics

Imec and Genalyte have successfully developed and produced a set of disposable SOI-photonics biosensor chips for Genalyte’s diagnostic and molecular detection equipment
[Advanced Substrate News]

Photonics on the Move
SOI is at the heart of silicon photonics. Here’s an overview of past, present and future trends. [Advanced Substrate News]

> More articles

Power

Sensors/MEMS

3D integration

Wireless Interconnects for Inter-tier Communication on 3D ICs
By Ankit More and Baris Taskin [Department of Electrical and Computer Engineering, Drexel University 3141 Chestnut Street, Philadelphia, Pennsylvania 19104, USA]

Fraunhofer IZM-ASSID selects EV Group Temporary Bonding and Debonding Equipment for Devoloping Processes for High-Volume Manufacturing of 3D ICS
EVG Systems Selected for Platform Flexibility, Functionality and Industry-Proven Reliability [EV Group (EVG)]

> More articles

Advanced Substrate News

Last post on May 17, 2013 by Jean-Luc PELLOIE:

IEEE SOI Conference (Oct., Monterey) Expands, Extends Call for Papers

> Read this post

#20 – Fall/Winter 2012/13
The Move to Fully-Depleted: Manufacturing, Economics, Design

  • FD-SOI: ST/Chery interview; CMP's MPW runs; IBS on cost-savings
  • FD & wafers: SEH & Soitec
  • IBM's Fin-on-Oxide/FinFET
  • SOI Consortium – FD-SOI & wafer capacity for mobile

> Read the full edition

Design clinic

Video training

Designers worldwide have been invited to attend the SOI Jump Start training which took place in San Jose, CA on April 28, 2010. This live event was hosted by Cadence and recorded on video.

> Watch all videos

Audio training

> View and listen to the SOI training modules

Presentations

The SOI Design Clinic took place in the Santa Clara Convention Center (California) on October 21, 2009, co-located with ARM TechCon3.

> Download the presentations