SOI Applications

NEW Filter our 377 articles by market or company:

Updated: May 22, 2013

SOI Fundamentals

Process Technology

SOI Scalability
[by Harry Gries, ASIC Methodology and EDA Technology Consultant]

Hot carrier injection from nanometer-thick silicon-on-insulator films measured by optical second-harmonic generation
[Applied Physics Letters, Vol. 96, Issue 24]

> More articles

Fully Depleted SOI

Design/IP

Analog/HV/RF

High Voltage and High Reliability Silicon-on-Insulator Power IC Technologies and Their Application to 750 V 4.5 A Micro-Inverter IC
[Japanese Journal of Applied Physics 51 (2012)]

Smart power saves power
ST’s newest SOI-based smart power technology delivers big reductions in power consumption in medical equipment, hybrid-electric-vehicle chargers and more. [Advanced Substrate News]

> More articles

Photonics

Imec and Genalyte have successfully developed and produced a set of disposable SOI-photonics biosensor chips for Genalyte’s diagnostic and molecular detection equipment
[Advanced Substrate News]

Photonics on the Move
SOI is at the heart of silicon photonics. Here’s an overview of past, present and future trends. [Advanced Substrate News]

> More articles

Power

Sensors/MEMS

3D integration

Wireless Interconnects for Inter-tier Communication on 3D ICs
By Ankit More and Baris Taskin [Department of Electrical and Computer Engineering, Drexel University 3141 Chestnut Street, Philadelphia, Pennsylvania 19104, USA]

Fraunhofer IZM-ASSID selects EV Group Temporary Bonding and Debonding Equipment for Devoloping Processes for High-Volume Manufacturing of 3D ICS
EVG Systems Selected for Platform Flexibility, Functionality and Industry-Proven Reliability [EV Group (EVG)]

> More articles

Advanced Substrate News

Last post on May 22, 2013 by Adele HARS:

More Good FD-SOI News from DATE Conference – ST, Leti, Mentor, CMP

> Read this post

#20 – Fall/Winter 2012/13
The Move to Fully-Depleted: Manufacturing, Economics, Design

  • FD-SOI: ST/Chery interview; CMP's MPW runs; IBS on cost-savings
  • FD & wafers: SEH & Soitec
  • IBM's Fin-on-Oxide/FinFET
  • SOI Consortium – FD-SOI & wafer capacity for mobile

> Read the full edition

Design clinic

Presentations

Download the presentations of the October 21, 2009 conference.

> Introduction (pdf, 0.9 MB)
by Horacio Mendez, SOI Industry Consortium

> SOI Fundamentals (pdf, 0.4 MB)
by Bob Ulicki, SOI Industry Consortium

> Designing Low Power Circuits on SOI (pdf, 2.1 MB)
by Olivier Thomas, CEA-Leti

> Designing High Performance Microprocessors on SOI (pdf, 0.9 MB)
by Nghia Phan, IBM

> SOI Design Tools, Flows and Methodologies for RF and Mixed Signal ICs (pdf, 3.0 MB)
by Jim McMahon, Cadence

> SOI Design Tools, Flows and Methodologies for Digital ICs (pdf, 4.0 MB)
by Michael Jacobs and Trisha Kristof, Cadence