SOI Applications

NEW Filter our 377 articles by market or company:

Updated: May 22, 2013

SOI Fundamentals

Process Technology

SOI Scalability
[by Harry Gries, ASIC Methodology and EDA Technology Consultant]

Hot carrier injection from nanometer-thick silicon-on-insulator films measured by optical second-harmonic generation
[Applied Physics Letters, Vol. 96, Issue 24]

> More articles

Fully Depleted SOI

Design/IP

Analog/HV/RF

High Voltage and High Reliability Silicon-on-Insulator Power IC Technologies and Their Application to 750 V 4.5 A Micro-Inverter IC
[Japanese Journal of Applied Physics 51 (2012)]

Smart power saves power
ST’s newest SOI-based smart power technology delivers big reductions in power consumption in medical equipment, hybrid-electric-vehicle chargers and more. [Advanced Substrate News]

> More articles

Photonics

Imec and Genalyte have successfully developed and produced a set of disposable SOI-photonics biosensor chips for Genalyte’s diagnostic and molecular detection equipment
[Advanced Substrate News]

Photonics on the Move
SOI is at the heart of silicon photonics. Here’s an overview of past, present and future trends. [Advanced Substrate News]

> More articles

Power

Sensors/MEMS

3D integration

Wireless Interconnects for Inter-tier Communication on 3D ICs
By Ankit More and Baris Taskin [Department of Electrical and Computer Engineering, Drexel University 3141 Chestnut Street, Philadelphia, Pennsylvania 19104, USA]

Fraunhofer IZM-ASSID selects EV Group Temporary Bonding and Debonding Equipment for Devoloping Processes for High-Volume Manufacturing of 3D ICS
EVG Systems Selected for Platform Flexibility, Functionality and Industry-Proven Reliability [EV Group (EVG)]

> More articles

Advanced Substrate News

Last post on May 23, 2013:

MOSIS, a provider of low-cost prototyping and small volume production services for custom ICs, has teamed up with ePIXfab, the European Silicon Photonics support center providing low-cost prototyping services for photonic ICs.

> Read this post

#20 – Fall/Winter 2012/13
The Move to Fully-Depleted: Manufacturing, Economics, Design

  • FD-SOI: ST/Chery interview; CMP's MPW runs; IBS on cost-savings
  • FD & wafers: SEH & Soitec
  • IBM's Fin-on-Oxide/FinFET
  • SOI Consortium – FD-SOI & wafer capacity for mobile

> Read the full edition

Presentations

Apr. 25, 2013Forum: FD-SOI Technology - April 22nd, 2013 - Hsinchu, Taiwan
The SOI Industry Consortium, IBM and GLOBALFOUNDRIES organized a forum focused on fully depleted technologies for highly energy-efficient System-on-Chip applications.
[SOI Industry Consortium]

Dec. 13, 2012Symposium: Fully Depleted Transistors Technology - December 10, 2012 – San Francisco, CA
Leading companies from the SOI Industry Consortium organized a symposium about the Fully Depleted Technologies, focused on energy-efficient System-on-Chip technology implementations using planar Fully Depleted transistors as well as Bulk and Oxide Isolated FinFETS comparisons.
[SOI Industry Consortium]

Mar. 5, 2012Workshop: Fully Depleted SOI - February 24, 2012 - San Francisco, CA
The SOI Industry Consortium, CEA-Leti and Soitec organized the 6th edition of the Fully Depleted Workshop, a full-day event at the Marriott Marquis Hotel in San Francisco, California, on February 24th following the ISSCC conference.
[SOI Industry Consortium]

Apr. 28, 2011Workshop: Fully Depleted SOI - April 28, 2011 - Hsinchu, Taiwan
The SOI Industry Consortium, CEA-Leti and Soitec organized the 5th edition of the FDSOI Workshop at the Ambassador Hotel, in Hsinchu, Taiwan on April 28 following the VLSI-TSA and VLSI-DAT conferences (April 25-27, 2011).
[SOI Industry Consortium]

Dec. 8, 2010Workshop: Fully Depleted SOI - Dec. 8, 2010 - San Francisco, USA
The SOI Consortium, the CEA-Leti and Soitec are organizing an evening workshop at Hilton San Francisco Hotel (333 O'Farrell St) on Wednesday the 8th of December 2010 following the IEDM Conference, focusing on the low power and high speed technology requirements for SOC applications, on design infrastructure and on the advantages for scaling.
[SOI Industry Consortium]

Sep. 25, 2010Workshop: Fully Depleted SOI - Sept. 25, 2010 - Tokyo, Japan
The University of Tokyo, the SOI Consortium, and Soitec organized a one day workshop at the Komaba Research Campus of the University of Tokyo on Saturday the 25th of September 2010 following the SSDM Conference focusing on the FDSOI ecosystem readiness.
[SOI Industry Consortium]

Dec. 31, 2009Workshop: Fully Depleted SOI - Dec. 9, 2009 - Baltimore, USA
Sponsored by Soitec and the SOI Consortium. Experts from around the world gather in Baltimore in December 2009 for a very lively debate on the progress and merits of Fully Depleted SOI.
[SOI Industry Consortium]

Oct. 31, 2009Workshop: FD SOI architecture, technology platform for Low Power applications for 22nm and beyond - Oct. 16, 2009 - Leuven, Belgium
The development of fully depleted SOI has gained strong momentum in recent years. Although initially FinFETs appeared to be a preferred FDSOI architecture, recent major advances in planar FDSOI devices are strongly positioning this technology towards an interception of the 22/20nm node for Low Power applications. From a design perspective, planar FDSOI is an evolutionary approach that is easier to implement than FinFETs. FDSOI CMOS has proved to reduce the Vt variability by 50-60%, makes possible the smallest SRAM cell operated at Vdd=0.5V with an excellent SNM, reduces Ioff by orders of magnitude and preserves a target performance at a cost per die that is comparable or lower than the equivalent bulk.
[SOI Industry Consortium]