Leti & SOI Consortium FD-SOI workshop SureCore Technology White paper 20nm FD SOI logic evaluation model cards available Fully Depleted SOI Corner

SureCore Technology White paper

SureCore technology not driven by Vmin reduction allows to avoid a number of issues with bit cell stability and reduce power consumption dramatically

Read the white paper

20nm FD SOI logic evaluation model cards available

Enabled in cooperation with Accelicon

E-mail us (NDA required)

Fully Depleted SOI Corner

Access to all workshops' presentations, white papers, articles and more!

Visit the corner

Leti & SOI Consortium FD-SOI workshop

Impulsion to products

Thursday, April 30th, 2015 in Hsinchu (Taiwan)

Register now!

Get Connected

To automatically receive by e-mail our latest news, please provide us with the following information. Fields marked with an asterisk (*) are required.