Leti & SOI Consortium FD-SOI workshop SureCore Technology White paper 20nm FD SOI logic evaluation model cards available Fully Depleted SOI Corner

SureCore Technology White paper

SureCore technology not driven by Vmin reduction allows to avoid a number of issues with bit cell stability and reduce power consumption dramatically

Read the white paper

20nm FD SOI logic evaluation model cards available

Enabled in cooperation with Accelicon

E-mail us (NDA required)

Fully Depleted SOI Corner

Access to all workshops' presentations, white papers, articles and more!

Visit the corner

Leti & SOI Consortium FD-SOI workshop

Impulsion to products

Thursday, April 30th, 2015 in Hsinchu (Taiwan)

Register now!

Privacy policy

The SOI Industry Consortium respects your right to privacy and your right to limit information exchanges to only those you initiate, if you so desire.

The SOI Industry Consortium may acquire a private individual's personal information from online forms or e-mail messages to us. The SOI Industry Consortium will not share this personal information with anyone and will only use it to better serve you and facilitate your use of our web site. The SOI Industry Consortium web server also records visitor IP addresses and domain names for reporting and site usage analysis. This information is reported internally and then purged when required.

If you supply the SOI Industry Consortium with your e-mail address through our site you may receive informational communications from the SOI Industry Consortium. To manage your data or opt-out from the SOI Industry Consortium communications, please send us a email to webmaster@soiconsortium.org.